



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/676,052	10/02/2003	Jeong Hoon Choi	SI-0042	7761
34610	7590	03/21/2008	EXAMINER	
KED & ASSOCIATES, LLP P.O. Box 221200 Chantilly, VA 20153-1200			ANDREWS, LEON T	
ART UNIT		PAPER NUMBER		
2616				
MAIL DATE		DELIVERY MODE		
03/21/2008		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/676,052	Applicant(s) CHOI, JEONG HOON
	Examiner LEON ANDREWS	Art Unit 2616

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 02 October 2003.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-20 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-20 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 02 October 2003 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO/06/08)
Paper No(s)/Mail Date _____

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date _____

5) Notice of Informal Patent Application

6) Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-20 are rejected under 35 U.S.C. (b) as being unpatentable by Colmant et al. (Patent Number: 5,519,701).

Regarding Claim 1, Colmant et al. discloses a queue assignment apparatus for a communications system (apparatus for managing storage means in a data communication system, column 1, lines 16-18), comprising:

a queue which stores data for multiple links (Fig. 1, queue manager 10 coupled to local storage 20 manages data of buses 18-1, 18-2 and 18-3, column 3, lines 16-27);

a queue assignment unit (Fig. 3A, priority control logic 27 prioritize and arbitrate a request which is outputted to a queue in the parameter RAM, column 9, lines 37-40) that assigns

storage banks (Fig. 3A, BP, SIZE, THR, AFC, RP, WP) in the queue to the links (Fig. 3A, queues 1-N and links connected to the queues);

a signal detection unit (Fig. 3B, computation logic 32 for generating signals for managing storage means, column 3, lines 20-22) that detects availability of a line interface unit (Fig. 1, interfaces A, B, C); and

a data control unit (Fig. 3A, MUX 38) that reads data from the queue and writes the data in the line interface unit (via Fig. 3A, IMAC 28 to interface B (as per Fig. 1)) according to the availability of the line interface unit.

Regarding Claim 2, Colmant et al. discloses the apparatus of claim 1, wherein the queue includes one or more DPRAMs (Fig. 3A, parameter RAM 30 in the management of multiple FIFOs, column 3, lines 9-13) or SRAMs.

Regarding Claim 3, Colmant et al. discloses the apparatus of claim 1, wherein the number of banks is based on a combination of address bits used in a memory of the queue (Fig. 3B, queues N-1 (banks) status bits to application; parameter RAM and status bits are expandable to include other parameters in the management of multiple FIFOs, column 3, lines 9-13).

Regarding Claim 4, Colmant et al. discloses the apparatus of claim 1, wherein said queue assignment unit compares the number of links and the number of banks (Fig. 3B, computation logic 32 compares the value at the top of the queue with the incremented memory address, controls gating the pointer array, calculates the data amount filled in the queue and producing

control signals, column 3, lines 32-44) and assigns at least one bank to each link.

Regarding Claim 5, Colmant et al. discloses the apparatus of claim 1, wherein said signal detection unit generates at least one of an empty signal and a full signal for a bank in the queue (Figs. 5A, 5B, computation logic 32 control signal is used when the queue is empty or the queue has been filled to the threshold value to update the status bits for the queue being service, column 11, lines 22-30, and circuit 88 generates a ‘FULL’ signal for the queue, column 11, line 44; when queue is empty, the signal, ‘Qempty’ will appear on bus 100, column 12, lines 43-44) corresponding to each link, and reports the state of the bank to the queue assignment unit (Fig. 3A, priority control logic 27) and the data control unit Fig. 3A, MUX 38), the data control unit reading data from and writing data to the bank (Fig. 3A, MUX 38, RP, WP) based on generation of the empty signal or full signal.

Regarding Claim 6, Colmant et al. discloses a queue assignment apparatus (Fig. 3A, priority control logic 27 prioritize and arbitrate a request which is outputted to a queue in the parameter RAM, column 9, lines 37-40) in a mobile communication system (data communication system as it relates to packet and real-time traffic such as multimedia and voice/video which is indicative of a wide range of signals, column 1, lines 15-24), comprising:

means for writing (Fig. 3A, parameter RAM provides a write pointer set to the base pointer, column 3, lines 23-30) data for a plurality of links in a queue (Fig. 3A, links connected to queues 1-N) of an access pointer controller (Fig. 3A, read/write pointers), the queue including

a plurality of banks (Fig. 3A, BP, SIZE, THR, AFC, RP and WP in queues 1-N) for storing data for the links;

means for reporting (Fig. 3B, computation logic 32 uses status bits in the handling of data to and from the storage queues, column 3, lines 44-47) state information indicating whether data has been written into or read from each of the banks in the queue (reading and writing of a queue through a set of status bits, column 2, lines 57-58); and

means for writing (Fig. 2, queue manager 10 permits reading and writing of storage, column 8, lines 58-59) the data read from one of the banks into a FIFO memory within a line interface unit (Fig. 2, queue manager writes to the local storage the words received by interface 16, column 6, lines 56-59) so that the data may be transmitted to an access pointer (Fig. 3A, read/write pointers).

Regarding Claim 7, Colmant et al. discloses a queue assignment method (method for managing storage means in a communication system, column 1, lines 17-18) in a mobile communication system (data communication system as it relates to packet and real-time traffic such as multimedia and voice/video which is indicative of a wide range of signals, column 1, lines 15-24), comprising:

assigning a plurality of banks in a queue to store data for multiple links (Fig. 3A, BP, SIZE, THR, AFC, RP and WP in queues 1-N and links connected to the queues);
if data is to be written in a specific link (Fig. 4B, bus 68), writing the data in the relevant bank based on a write address (Fig. 4B, array 46, write pointer is written with its own unique

address or when the base pointer is written, column 10, lines 60-63) and a write enable signal (first set of selected input signals provided to arrays 40-46, column 10, lines 24-25);

increasing the address of the queue (Fig. 5A, incrementer 72 increments the memory address on line 34, column 11, lines 32-33) and transmitting write pointer corresponding to the address to a signal detection unit (Fig. 5A, calculation logic 74 determines the value and controls gating the base pointer into the write pointer array 46, column 11, lines 34-37;

comparing a read pointer and the write pointer (Fig. 5B, comparator 76 compares value at the top of the queue with the incremented memory address and gating into the read/write array 44, 46, column 11, lines 34-37) and then generating an empty signal or a full signal (Fig. 5B, AND circuit 88 generates a 'Full' signal for the queue, column 11, line 44) for transmission to a data control unit (Fig. 3A, MUX 38); and

depending on availability of a line interface unit (Fig. 2, interface 16) and an empty state of the queue (traffic upon queue 0 just started and the transmit queue is empty, column 6, lines 28-29), reading data from the queue and writing it in the line interface unit (data transmitted between interface 16 and queue 0, column 6, lines 25-26).

Regarding Claim 8, Colmant et al. discloses the method of claim 7, wherein said assigning of banks comprises:

selecting a first link (Fig. 5A, signal line 34, column 11, line 48), checking whether the link is in use, and if the link is in use, checking whether a second link (Fig. 5B, bus for queue signal 92, column 11, line 50) is in use and increasing a link count (Fig. 5A, signal line 34 is incremented by using the fast incrementing 16 logic block 72, column 11, lines 48-49) until a last

link is checked (updated pointer written back to the read or write pointer parameter RAM, column 11, lines 50-52);

if the first link is not in use, assigning a desired number of banks (input signal sets, base pointer, read pointer, size value, threshold value, write pointer, column 11, lines 10-17) to the first link and assigning a start address (Fig. 5A, QFADDR, selected memory address, column 11, line 12) and an end address (Fig. 5B, QATLIMIT, incremented memory address at limit, column 11, line 20) (incrementer 72 increments the memory address on line 34, column 11, lines 32-33) to the link; and

assigning one or more banks (Fig. 5A, QTHRESH, threshold value, column 11, line 23) to the second link by increasing a start address (Fig. 5B, QINCP, incremented memory address, column 11, line 20) and end address (Fig. 5B, QATLIMIT, incremented memory address at limit, column 11, line 21) of the second link by referring to the end address of the first preceding link.

Regarding Claim 9, Colmant et al. discloses the method of claim 7, wherein the writing step comprises:

initializing address-related parameters (threshold parameter is reset when the base pointer is loaded, column 9, lines 5-6) of each link from a first link to a last link (Fig. 3A, links connected to the queues 1-N);

if the initialization is completed through the last link, starting a read algorithm; checking whether there exists one item of data to be written in the queue (efficient queue management

algorithm for dynamically allocating and transferring data to the queues with activity, column 3, lines 50-53) beginning with the first link until the last link has been checked;

if there exists data to be written, writing the data using a write address (Fig. 5A, QFADDR memory address, column 11, line 12) and write enable signal (queue signal written back to the write parameter RAM, column 11, lines 50-52) and increasing a total address (Fig. 5A, address on signal is increased by fast incrementing 16, column 11, lines 48-49) when the writing is completed;

setting a write pointer (Fig. 3B, write pointer) with the increased total address, transmitting the write pointer to a signal detection unit (Fig. 3B, computation logic 32 for generating signals, column 3, lines 20-22) and checking whether a current address of the link is the highest address of the bank (Fig. 3B, computation logic 32 increments the memory address, calculates the limit value at the top of the queue which is compared with the incremented memory address and controlling gating the write pointer, column 3, lines 32-36) by referring to the total address; and

if the current address is the highest address, toggling write carry for the next link, assigning the lowest bits (Fig. 3B, the full sum of the computation logic is zero detected to produce status control signals where the status bits are used for handling data to and from the queues, column 3, lines 44-47) to the total address, or if the current address is not the highest address, checking whether there is data for the next link.

Regarding Claim 10, Colmant et al. discloses the method of claim 9, wherein said address-related parameters include a link start address (Fig. 5A, QFADDR, selected memory address,

column 11, line 12), a link end address (Fig. 5B, QINCP, incremented memory address, column 11, line 20), a total address (Fig. 5B, QATLIMIT, memory address at limit, column 11, line 21), and a write carry (Fig. 5B, adders 82 and 84 generate a carry when the queue is empty or the amount in the queue is equal to or greater than the threshold value in the queue respectively, column 11, lines 39-42).

Regarding Claim 11, Colmant et al. discloses the method of claim 9, wherein when the current address of the link has not reached the highest address of the bank, if the restart condition arises (when the number of words buffered is greater than the threshold parameter, column 9 lines 3-5), said flexible queue assignment method (Fig. 3A, priority control logic 27 prioritize and arbitrate a request which is outputted to a queue in the parameter RAM, column 9, lines 37-40) further comprises initializing address-related parameters of each link (threshold parameter is reset when the base pointer is loaded, column 9, lines 5-6).

Regarding Claim 12, Colmant et al. discloses the method of claim 7, wherein generating the empty signal comprises:

determining a range of each link (wide range of signals indicative of the status of packet and multimedia data the storage means, column 1, lines 21-24);

from the first link to the last link, comparing the write carry and read carry (carry when the queue is empty and a carry when the amount filled in the queue is equal to or greater than the threshold value in the queue, column 3, lines 41-43) sequentially and calculating a difference between write pointer and read pointer (write pointer value address when the next word will be

written into storage with its own unique address and updated after every memory write to the queue whereas, the read pointer value used to address the next word read from the storage with its own unique address and updated after every memory read from the queue, column 10 lines 54-65); and

checking existence of data based on the difference of the pointers (read and write pointers update is to increment by 1, column 10, lines 66-67 and the add 16 block adds and yields the 1's complement of the amount filled in the queue and when the queue is empty, the signal, 'Qempty' will appear on bus 100, column 12, lines 37-44, Fig. 5B) and generating the empty signal (signal, 'Qempty' will appear on bus 100 when the queue is empty, column 12, lines 43-44) accordingly.

Regarding Claim 13, Colmant et al. discloses the method of claim 12, wherein said range of each link indicates a number of banks (Fig. 3A, BP, SIZE, THR, AFC, RP and WP to links connected to the queues 1-N) assigned to each link and is determined by using a start address (Fig. 5A, QFADDR, selected memory address, column 11, line 12) and an end address (Fig. 5B, QINCP, incremented memory address, column 11, line 20) of each link.

Regarding Claim 14, Colmant et al. discloses the method of claim 7, wherein generating the full signal comprises:

determining a range of each link (wide range of signals indicative of the status of packet and multimedia data the storage means, column 1, lines 21-24);

from the first link to the last link, comparing the write carry and read carry (carry when the queue is empty and a carry when the amount filled in the queue is equal to or greater than the

threshold value in the queue, column 3, lines 41-43) sequentially and calculating a difference of pointers (write pointer value address when the next word will be written into storage with its own unique address and updated after every memory write to the queue whereas, the read pointer value used to address the next word read from the storage with its own unique address and updated after every memory read from the queue, column 10 lines 54-65) according to the comparison; and

if the write carry and the read carry are the same, generating the full signal indicating a full or not-full state (sum of space adder is zero detected whereby the carry generated when the queue is empty and the carry generated when the queue is equal is equal or greater than the threshold produce full and almost full control signals, column 11, lines 40-46) depending on whether said difference of pointers is within certain user-specified range.

Regarding Claim 15, Colmant et al. discloses the method of claim 14, wherein said difference of pointers is calculated by subtracting the read pointer from the write pointer ((write pointer + 1) – (read pointer + 1), column 10, line 67) if the write pointer and the read pointer are the same (read and write pointers incremented by 1 until they equal the calculated limit, columns 10 and 11, lines 67 and 1 respectively), or if the write pointer and the read pointer are not the same by calculating the difference of the write pointer and the read pointer reflecting the range of link.

Regarding Claim 16, Colmant et al. discloses the method of claim 7, wherein said reading of data from the queue comprises:

checking whether the empty signal is in the not-empty state (Fig. 5B, logic block 82 or 16CO add the buses of the signals with the carry to bit 0, so signal 'Qempty' will appear when the queue is empty, column 12, lines 40-44) from the first link to the last link (Fig. 3A, links connected to the queues 1-N);

if a link is detected to be in the not-empty state (Fig. 5B, signal, QPCRDIF appears on bus 98, column 12, lines 40-41), reading data through read address (Fig. 5A, QFADDR, selected memory address, column 11, line 12) and read enable signal (Fig. 5B, signal, QPCRDIF, column 12, lines 40-41) connected to the queue;

increasing read address (Fig. 5A, incrementer 72 increments the memory address on line 34, column 11, lines 32-33) and total address (Fig. 5A, address on signal is increased by fast incrementing 16, column 11, lines 48-49) by the number of data items that have been read (inputs are the signals used to update the bits for the queue being serviced, column 11, lines 27-30) and checking whether the current address of the link is equal to the highest address of the bank (Fig. 3B, computation logic 32 increments the memory address, calculates the limit value at the top of the queue which is compared with the incremented memory address, column 3, lines 32-36); and if the current address of the link is equal to the highest address, toggling read carry and initializing total address with the lowest address of the bank, thereby moving to a next link (Fig. 3B, the full sum of the computation logic is zero detected to produce status control signals where the status bits are used for handling data to and from the queues, column 3, lines 44-47).

Regarding Claim 17, Colmant et al. discloses a control (Fig. 3B, queue manager 10, using

control parameters configure one to n queues in storage, column 8, lines 38-41) system, comprising:

a queue (Fig. 3A, queues 1-N); and
a controller (Fig. 3A, priority control logic 27 prioritize and arbitrate a request which is outputted to a queue in the parameter RAM, column 9, lines 37-40) which assigns storage banks (Fig. 3A, BP, SIZE, THR, AFC, RP, WP) in the queue to plurality of data links (Fig. 3A, queues 1-N and links from the queues) in a communications system (communication system, column 1, line 18).

Regarding Claim 18, Colmant et al. discloses the system of claim 17, wherein the controller assigns at least one bank (Fig. 3A, BP) in the queue to each one of the links (Fig. 3A, queues 1-N and links from the queues).

Regarding Claim 19, Colmant et al. discloses the system of claim 17, wherein the controller assigns a plurality of banks (Fig. 3A, BP, SIZE, THR, AFC, RP, WP) in the queue to at least one of the links (Fig. 3A, queues 1-N and link from a queue).

Regarding Claim 20, Colmant et al. discloses the system of claim 18, wherein a first bank (Fig. 3A, BP) in the queue stores data from a first link (Fig. 3A, link from a queues 1-N) if at least one condition (queue includes an almost full condition (AFC), column 9, lines 14-16) is satisfied.

Citation of Pertinent Prior Art

2. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Petersen et al. (Patent No.: US 6,504,845 B1) discloses centralized queuing for ATM node.

Sun et al. (Pub. No.: US 2003/0219026 A1) discloses method and multi-queue packet scheduling system for managing network packet traffic with minimum performance guarantees and maximum service rate control.

Conclusion

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LEON ANDREWS whose telephone number is (571)270-1801. The examiner can normally be reached on Monday through Friday 7:30 AM to 5:00 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rao S. Seema can be reached on (571) 272-3174. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Seema S. Rao/

Supervisory Patent Examiner,
Art Unit 2616

LA/la
March 5, 2008